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Abstract— A novel sequential estimation method is proposed
for the initial synchronization of pseudonoise (PN) signals derived
from m-sequences. This sequential estimation method is designed
based on the principle of iterative soft-in-soft-out (SISO) decod-
ing, and hence we refer to it as the Recursive Soft Sequential Esti-
mation (RSSE) acquisition scheme. The RSSE acquisition scheme
exhibits a complexity similar to that of a conventional m-sequence
generator, which increases only linearly with the number of stages
in the m-sequence generator. Furthermore, our simulation results
show that the acquisition time of the proposed RSSE acquisition
scheme is also linearly dependent on the number of stages in the
m-sequence generator. Hence, the employment of the proposed
RSSE acquisition scheme is beneﬁcial for employment in the ac-
quisition of long m-sequences.
I. INTRODUCTION
The sequential estimation acquisition arrangement proposed
byWard[1]constitutesoneofthesimplestacquisitionschemes.
The principle of the sequential estimation acquisition scheme is
as follows. The acquisition of an m-sequence of length (2S−1)
isdeemedsuccessful, providedthatS consecutivechipsarecor-
rectly received by the acquisition device and are loaded into
the local m-sequence generator, where successive shifts of the
chips in the generator will generate chips that exactly match
the forthcoming received chips of the transmitted m-sequence.
However, in the presence of noise, one or more of the S con-
secutive received chips might be in error, potentially resulting
in loading erroneous values into the m-sequence generator. In
this case a new set of S chips can be processed similarly.
Hence, in sequential estimation [1] the most critical require-
ment for attaining the successful acquisition of PN sequences is
that S consecutive chips of the received noise-contaminated PN
sequence have to be correctly estimated. It has been shown that
techniques such as majority logic decoding [2] and recursive
sequential estimation [3] can be employed for improving the
acquisition performance of sequential estimation assisted ac-
quisition schemes. However, all existing sequential estimation
based acquisition schemes operate on the basis of hard-decision
chips.
In this contribution, we invoke the iterative SISO decoding
principle originally developed for turbo channel decoding [4],
[5] for improving the reliabilities associated with deciding upon
the S consecutive chips loaded into the m-sequence genera-
tor. Upon exploiting the inherent properties of m-sequences,
a RSSE acquisition scheme is proposed, which estimates S
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consecutive chips using a recursive SISO decoder. An impor-
tant feature of the proposed RSSE acquisition scheme is that
it exploits the real-time knowledge of the reliabilities associ-
ated with the S consecutive chips. This real-time knowledge
of the chip-reliabilities increases the probability of successful
acquisition of an m-sequence of length (2S − 1), once S con-
secutive chips have been loaded into the local m-sequence gen-
erator. The proposed RSSE acquisition scheme has an algo-
rithmic complexity similar to that of an m-sequence generator.
Our simulation results will show that the acquisition time of the
RSSE acquisition scheme is a linear function of the number of
stages in the m-sequence generator. Therefore, the proposed
RSSE acquisition scheme constitutes a promising technique,
especially for the acquisition of long m-sequences.
II. PRINCIPLE OF SEQUENTIAL ESTIMATION ACQUISITION
The well-established maximum-length sequences, which are
also known as m-sequences are generated using feedback shift
registers of the form shown in Fig.1. In Fig.1 D represents
a unity time-delay operation, while each of the coefﬁcients,
g1,g 2,...,g S, represents the presence of a connection if it is a
1 or the absence of a connection if it is a 0. Let the output binary
sequence be ...,c −2,c −1,c 0,c 1,c 2,..., where ci ∈{ +1,−1}.
Furthermore, we assume that in Fig.1 the coefﬁcients are given
by gs1 = gs2 = ... = gsl = ... = gsM=S =1 , where si is
an integer in the range [1,S], while the remaining coefﬁcients
are 0. The above conﬁguration corresponds to the generator
polynomial of
g(D)=1+Ds1 + Ds2 + ...+ Dsl + ...+ DsM=S, (1)
where g(D) must be a primitive polynomial [6], i.e., a poly-
nomial that cannot be factorized, in order to generate an m-
sequence. Based on the above assumptions, it can be shown
that the output symbols of Fig.1 obey the recursive equation
expressed as
ci = ci−s1ci−s2 ···ci−sl ···ci−(sM=S)
=
M 
m=1
ci−sm for i = ...,−1,0,1,..., (2)
where

represents the product of the coefﬁcients.
The principle behind the sequential estimation acquisition
scheme [1] can be stated as follows. In spread-spectrum com-
munications using m-sequences as spreading sequences, Equa-
tion (2) implies that, the chip values ci−1,c i−2, ···,c i−S can
be loaded into the corresponding registers of the m-sequence
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Fig. 1. Maximal-length sequence (m-sequences) generator that outputs binary
sequences.
generator at the receiver for generating the forthcoming chips,
provided that the receiver has the knowledge of the chip val-
ues ci−1,c i−2, ···,c i−S before the transmitter generates the
ith chip ci, on condition that the receiver uses the same m-
sequence generator as the transmitter. Consequently, the cor-
responding replicas of the ith as well as the following chips,
namely chip ci,c i+1,..., can be obtained at the receiver, which
exactly match the chips received as a result of the transmitted
m-sequence. Hence, the de-spreading of the spread transmitted
signal can be successfully carried out by correlating it with the
m-sequence replica generated at the receiver.
III. RECURSIVE SOFT SEQUENTIAL ESTIMATION
ACQUISITION
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Fig. 2. Schematic diagram of the proposed soft recursive sequential estimator.
A. Description of the RSSE
The schematic diagram of the proposed RSSE acquisition
scheme is shown in Fig.2, which includes four fundamen-
tal building blocks, namely an m-sequence generator, a soft-
chip-register, a SISO decoder and a code phase tracking loop.
The soft-chip-register has the same S number of delay-units -
which we refer to as soft-chip-delay-units (SCDUs) - as the m-
sequence generator. The SCDUs store the instantaneous log-
likelihood ratio (LLR) values of S consecutive chips. With the
aid of these S number of LLR values, S number of consecutive
chips can be determined, which are loaded into the correspond-
ingdelay-units ofthem-sequence generator ofFig.2. TheSISO
decoder estimates the corresponding LLR soft output after re-
ceiving a soft channel output sample associated with a given
chip of the m-sequence. In addition to the so-called intrinsic
information of this chip, which was received from the channel,
we also exploit the so-called a-priori (extrinsic) information re-
lated to the chip considered, which is provided by the previous
decoded LLR values stored in the SCDUs of Fig.2. The soft
output of the SISO decoder is then shifted to the left-most posi-
tion of the SCDUs in the soft-chip-register, while the soft value
in the right-most SCDUs is shifted out and discarded. Note
that both the m-sequence generator and the soft-chip-register
use the same feedback branches. However, in the m-sequence
generator the feedback elements are duo-binary values and the
product of these feedback elements is used for generating a bi-
nary feedback quantity. By contrast, the feedback elements pro-
vided from the soft-chip-register to the SISO decoder consist of
the LLR values and the speciﬁc operations must be employed in
the soft-value domain in order to provide extrinsic information
for the SISO decoding.
B. RSSE Acquisition Algorithm
Let Zi = αici+ni represent the received channel output cor-
responding to chip ci, where i = ...,−1,0,1,.... When com-
municating over a fading channel, αi denotes the fading ampli-
tude, whereas for an Additive White Gaussian Noise (AWGN)
channel we set αi =1 . Furthermore, ni denotes the AWGN
having zero mean and a normalized variance of N0/2Ec, where
N0 represents the single-sided power spectral density of the
AWGN, Ec represents the transmitted chip-energy and Ec/N0
represents the signal-to-noise ratio (SNR) per chip. As shown
in Fig.2, the SISO decoder requires both soft channel output
information and extrinsic information provided by the previ-
ous estimates of the SISO decoder, in order to compute the soft
output for updating the contents of the soft-chip-register. The
soft input information related to chip ci and entered into the
SISO decoder is the LLR of ci conditioned on the channel out-
put Zi,i=0 ,1,2,..., which is given by [5][Eq.(15)]
L(ci|Zi)=Lc · Zi + L(ci),i =0 ,1,2,..., (3)
where Lc =4 αi · Ec/N0, αi denotes the fading amplitude as-
sociated with the transmission of chip ci over a fading channel,
while we have αi =1for an AWGN channel. Explicitly, Lc is
referred to as the reliability value of the channel. In Equation
(3) L(ci) is the LLR of a random variable ci, which is deﬁned
as [5]
L(ci) = log
P(ci =+ 1 )
P(ci = −1)
,i =0 ,1,2,..., (4)
where L(ci)=0 ,i fw eh a v en oa-priori information related
to the chip ci, which hence assumes the chip value of +1 or -1
with equal probability, i.e., that P(ci =+ 1 )=P(ci = −1).
684As in Section II we assume that in Fig.2 the generator coefﬁ-
cients are given by gs1 = gs2 = ...= gsl = ...= gsM=S =1 ,
while the other coefﬁcients are 0, i.e., that the m-sequence
generator obeys a recursive equation described by (2). Conse-
quently, the previous soft outputs of the SISO decoder of Fig.2
obtained at the time-indices of (i−s1),(i−s2),...,(i−(sM =
S)) are fed back to the SISO decoder, in order to provide ex-
trinsic information for enhancing the correct decoding proba-
bility of chip ci. Let the previous S number of soft outputs of
the SISO decoder be L(yi−1),L(yi−2),...,L(yi−S). Accord-
ing to (2) the extrinsic information used for enhancing the cor-
rect decoding probability of ci can be approximately expressed
as [5][Eq.(12)]
Le(ci) ≈

M 
m=1
sign(L(yi−sm))

×min

|L(yi−s1)|,|L(yi−s2)|,...,|L(yi−(sM=S))|

,
i =0 ,1,2,..., (5)
where we assumed that we have Le(c−∞)=...= Le(c−2)=
Le(c−1)=0 .
Finally, with the aid of the channel output information Lc ·
Zi + L(ci) of (3) and the extrinsic information Le(ci) of (5),
the soft output of the SISO decoder associated with chip ci can
be expressed as
L(yi)=L(ci|Zi)+Le(ci)
= Lc · Zi + L(ci)+

M 
m=1
sign(L(yi−sm)

·min

|L(yi−s1)|,|L(yi−s2)|,...,|L(yi−(sM=S))|

,
i =0 ,1,2,..., (6)
where, again, we assumed that we have Le(c−∞)=... =
Le(c−2)=Le(c−1)=0 . Note that (6) represents a recursive
equation that can be used for estimating the S number of con-
secutive chips required by the receiver’s m-sequence generator
for producing the full m-sequence. Provided that the channel’s
output SNR per chip value of Ec/N0 is sufﬁciently high, the
LLR values of the S consecutive chips will increase upon in-
creasing the depth of this recursion. In other words, the relia-
bilities associated with the S consecutive chips increase, while
the erroneous loading probability of the generator - which is
deﬁned as the probability of the event that the m-sequence gen-
erator is loaded with one or more erroneous chips - decreases
upon increasing the number of recursions or iterations. There-
fore, the acquisition device is capable of observing the reliabil-
ities of the S consecutive chips through observing the ampli-
tudes of the LLR values stored in the SCDUs. If the amplitudes
of the LLR values in the SCDUs become sufﬁciently high af-
ter a number of update operations using (6) and they result in
a sufﬁciently low erroneous loading probability, then, as shown
in Fig.2, a ‘loading command’ can be activated for loading the
corresponding hard-decision based binary +1 or -1 chip values
into the delay-units of the m-sequence generator according to
the polarity of the corresponding LLR values stored in the SC-
DUs.
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Fig. 3. Decision reliability versus the normalized number of received chips
invoked in the recursive SISO decoding, when communicating over an AWGN
channel and using an SNR per chip value of Ec/N0 = −4dB for S =5and
Ec/N0 = −1dB for S =1 3 .
Note furthermore that since the acquisition device is capable
of observing the reliabilities of the most recent S consecutive
chips through observing the amplitudes of the corresponding
soft outputs stored in the soft-chip-register of Fig.2, the acquisi-
tionscheme has theability toconﬁdently decide, when it should
activate the ‘loading command’ for loading the initial chips into
the m-sequence generator. When the erroneous loading prob-
ability is deemed sufﬁciently low, for example in the region of
10−4, the PN sequence can be acquired with a high probabil-
ity after the ﬁrst loading of the initial chips. Therefore, the total
acquisitiontimeoftheRSSEacquisitionschemecanbeapprox-
imated by the time duration required by the RSSE for carrying
out the recursive SISO decoding, in order to reach a sufﬁciently
low erroneous loading probability.
IV. PERFORMANCE OF THE RSSE SCHEME
In this section we provide a range of simulation results in
the context of the proposed RSSE acquisition scheme. Note
that the curves were drawn either versus the SNR per chip,
namely Ec/N0 or versus the normalized number of chips re-
ceived, which also represents the normalized number of chips
that the SISO decoder processed. The normalized number of
chips L/S was deﬁned as the total number of received chips,
L, divided by the number of generator stages, S, of the corre-
sponding m-sequence generator.
Fig.3 shows the reliability associated with correctly decid-
ing upon the polarity of a speciﬁc chip of an m-sequence,
when the m-sequence was transmitted over AWGN channels.
The m-sequence was generated by the generator polynomial of
g(D)=1+D2 + D5 using an S =5 -stage generator, or by a
generator polynomial of g(D)=1+D+D3 +D4 +D13 em-
ploying an S =1 3 -stage generator. The reliability associated
with using SISO decoding was deﬁned as the absolute value
of the SISO decoder’s output evaluated according to (6) in the
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Fig. 4. Erroneous loading probability, Pe, versus the SNR/chip, Ec/N0,
performance for various numbers of chips invoked into the proposed recursive
SISOdecoder, whentransmittingthem-sequencegeneratedusingthegenerator
polynomial of g(D)=1+D + D3 + D4 + D13 over AWGN channels.
context of each chip received. By contrast, for conventional
hard-decision the decision reliability associated with the deci-
sionconcerningthepolarityofaspeciﬁcchipwasdeﬁnedasthe
absolute value of the channel output corresponding to that chip.
From the simulation results of Fig.3 we observe that for the
conventional hard-decision based scheme the decision reliabil-
ity associated with a chip is mainly distributed within the range
spanning from 0 to 10 and does not increase as more chips re-
ceived, since the polarity of each chip is decided separately. By
contrast, for the proposed RSSE acquisition scheme the correct
decision reliability increases, when receiving more chips from
the channel. Furthermore, we observe that the average correct
decision reliability increases nearly linearly upon increasing the
normalized number of chips received. This is because the pro-
posed recursive SISO decoder is capable of efﬁciently exploit-
ing the a-priori information provided by the previous chips re-
ceived. Therefore, according to Fig.3 we expect that the RSSE
acquisition scheme will outperform the conventional sequen-
tial estimation acquisition scheme [1] without exploiting the a-
priori information provided by the previous chips.
Fig.4 shows the acquisition performance of an m-sequence
having a period of N = 8191 chips, which was generated by a
thirteen-stage (S =1 3 ) generator using the generator polyno-
mial of g(D)=1+D + D3 + D4 + D13. As shown in Fig.4,
the m-sequence can be reliably acquired at an SNR per chip
value of Ec/N0 = −0.5dB by invoking about L =4 0× S =
40 × 13 = 520 chips into the recursive SISO decoder. By
contrast, without using any a-priori information, i.e., when us-
ing the conventional sequential estimation acquisition scheme
of [1], the PN code acquisition scheme has to operate at the
SNR per chip value of Ec/N0 =9 .5dB, in order to achieve
the erroneous loading probability of 10−4. Hence, the SNR
per chip gain owing to using the proposed RSSE acquisition
scheme instead of using the conventional sequential estimation
acquisition scheme at the erroneous loading probability of 10−4
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Fig. 5. Comparison of erroneous loading probabilities for the m-sequences
having the same length of N =3 1 , but generated by the generating functions
of g(D)=1+D2 +D5 and g(D)=1+D+D2 +D4 +D5, respectively,
when communicating over AWGN channels.
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Fig. 6. Erroneous loading probability, Pe, versus the SNR/chip, Ec/N0,
performance for various numbers of chips invoked into the proposed recursive
SISOdecoder, whentransmittingthem-sequencegeneratedusingthegenerator
polynomialofg(D)=1 + D+D3+D4+D13 overRayleighfadingchannels.
is about 10dB, when L = 520 chips are loaded into the recur-
sive SISO decoder.
It is widely recognised that different m-sequences having the
same period can be generated using various generator polyno-
mials. Fig.5 demonstrates the effect of using various genera-
tor polynomials on the erroneous loading probability of the m-
sequences having the period of N =3 1 , when communicating
over AWGN channels. The generator polynomials used were
g(D)=1+D2 + D5 and g(D)=1+D + D2 + D4 + D5,
respectively. Explicitly, the generator using the polynomial of
g(D)=1+D + D2 + D4 + D5 has more feedback branches
than that using g(D)=1+D2 + D5. According to the re-
686sults of Fig.5, it can be observed that given a ﬁxed number of
chips invoked during the recursive SISO decoding process, the
generator using the polynomial of g(D)=1+D2+D5 outper-
forms that using g(D)=1+D + D2 + D4 + D5. The reason
for these results is that in the context of the generator using the
polynomial of g(D)=1 + D2+D5, the extrinsic information is
based on only two feedback branches. By contrast, in the con-
text of the generator using g(D)=1+D+D2+D4+D5,t h e
extrinsic information is based on four feedback branches. How-
ever, according to (5) the extrinsic information is determined by
the minimum of the LLR values of all the feedback branches.
Hence, the generator using a low number of feedback branches
has a higher probability of providing high-valued, i.e. reliable
extrinsic information to the SISO decoder than that using a high
number of feedback branches. Nevertheless, the results of Fig.5
show that regardless of which generator polynomial is used, the
proposed RSSE acquisition scheme has a signiﬁcantly lower
erroneous loading probability than the conventional sequential
estimation acquisition scheme, provided that a sufﬁciently high
number of received chips are invoked in the recursive SISO de-
coding process.
In Fig.6 we investigated the acquisition performance of the
RSSE acquisition scheme for transmission over Rayleigh fad-
ing channels. Speciﬁcally, in Fig.6 the m-sequence was gener-
ated by a thirteen-stage m-sequence generator using the gener-
ator polynomial of g(D)=1+D + D3 + D4 + D13.F r o m
the results of Fig.6, we observe that at a given SNR per chip
value of Ec/N0, similarly to the results of Fig.4, the erroneous
loading probability decreases, when increasing the number of
received chips invoked into the recursive SISO decoder. Fur-
thermore, by comparing the results of Fig.6 to those of Fig.4,
which were valid when communicating over AWGN channels,
it can be shown that for a given number of received chips in-
vokedintotherecursiveSISOdecoder, theachievableSNRgain
is signiﬁcantly higher in the context of Rayleigh fading chan-
nels than that over AWGN channels, when using the proposed
RSSEacquisitionschemeinsteadoftheconventionalsequential
estimation acquisition scheme. However, for a given number of
received chips used by the recursive SISO decoder and for a
given SNR per chip value, the acquisition scheme communicat-
ing over AWGN channels achieves a lower erroneous loading
probability than that encountered, when communicating over
Rayleigh fading channels.
Finally, in Fig.7 we show the erroneous loading probability
performance versus the normalized number of received chips
used by the recursive SISO decoder for an m-sequence gen-
erated by an S =1 3 -stage m-sequence generator, which has
a period of 8191 chips. The results were generated for trans-
missions over both AWGN and Rayleigh fading channels at
the SNR per chip value of Ec/N0 = −1dB. According to
the results of Fig.7 it can be shown that for AWGN channels
the RSSE acquisition scheme is capable of achieving an er-
roneous loading probability of 10−3 after receiving approxi-
mately 80 × 13 = 1040 chips. By contrast, when commu-
nicating over Rayleigh fading channels, the RSSE acquisition
scheme is capable of achieving the erroneous loading probabil-
ity of 10−3 after receiving approximately 500 × 13 = 6500
chips. These results imply that with the aid of the proposed
S=13, N=8191, Ec/N0=-1dB
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Fig. 7. Erroneous loading probability, Pe versus the normalized number
of received chips invoked into the proposed recursive SISO decoder for an
m-sequence having a period of 8191, when communicating over AWGN or
Rayleigh fading channels and using an SNR per chip value of Ec/N0 = −1dB
for S =1 3 .
recursive SISO decoder the required target performance can
be achieved, regardless of the speciﬁc communication environ-
ment encountered, when invoking the required number of chips
into the SISO decoder.
V. CONCLUSIONS
In summary, in this contribution we have proposed a recur-
sive soft sequential estimation (RSSE) acquisition scheme us-
ing the principles of iterative SISO decoding. The acquisition
performance of the RSSE acquisition scheme has been investi-
gated. It has been shown that the RSSE acquisition scheme has
both an implementational complexity and an initial synchro-
nization time, which are linearly dependent on the number of
stages in the m-sequence generator. In terms of these char-
acteristics, the RSSE acquisition scheme outperforms both the
family of conventional serial search based acquisition schemes
and the class of conventional parallel search aided acquisi-
tion schemes. These conventional schemes either result in a
high mean-acquisition time or impose a high implementational
complexity, that are exponentially dependent on the number of
stages in the m-sequence generator.
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